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ABSTRACT 
This report describes the complete design, theory, and 
experimental statistics of a self-synchronizing, biorthogonal 
coded PCM telemetry system for space communications. 
By selecting a proper code set, word synchronization is 
acquired without using a parallel channel and is maintained 
at a signal-to-noise ratio below 4 db. With the code’s 
property of comma freedom, word synchronization can be 
achieved with a circuit requiring only a few logic modules. 
With the use of this circuit, signal detection can be per- 
formed in real time without the use of a computer. The 
measured probability of word error corresponds to a signal- 
to-noise ratio that is within 1 db of theoretical predictions; 
this is 3 db better than is obtained with the standard PCM 
systems now used on spacecraft. 
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SELF-SYNCHRONIZING BI-ORTHOGONAL 
CODED PCM TELEMETRY SYSiEM 
Warner Miller, Ronald Muller, Thomas Taylor, and John Yagelowich 
Goddwd Space Flight Center 
INTRODUCTION 
Goddard Space Flight Center has proposed to launch a series of unmanned spacecraft for ex- 
ploration of the major planets of the solar system and the galactic space beyond the solar mag- 
netosphere. In September 1965, the Lnformation Processing Division of Goddard Space Flight 
Center proposed a Galactic Probe Communications and Data Handling Subsystem (Reference 1) 
employing a self-synchronizing bi-orthogonal binary code. This code set was proposed instead of 
the often used uncoded pulse-code-modulated (PCM) system because it improves the signal-to- 
noise ratio (SNR), when the transmission channel is perturbed by additive white gaussian noise and 
the codes are detected by being correlated with their stored replicas. This improvement will 
enable the spacecraft to communicate 41 percent further with a given probability of bit error and 
and with the same transmitter power. In December 1965, a study was initiated to determine the 
performance of the proposed communication subsystem. A prototype of the coder and decoder 
was then built to verify the predictions. This report describes the complete design of the self- 
synchronizing, bi-orthogonal communication subsystem. 
A similar bi-orthogonal coded communication system (called Digilock) was employed on one 
of the Pioneer spacecraft. This report describes those areas where the systems differ and pre- 
sents design results where similarity exists. The proposed communication system has the follow- 
ing advantages over the system used on the Pioneer spacecraft: 
1. The transmitted code set has a superior self-synchronizing property, 
2. The detector uses a phase-lock loop, 
3. Word synchronization is achieved without a computer, 
4. Detection can be performed in real time, 
5. The system is simpler and less expensive to implement. 
GENERAL SYSTEM DESCRIPTION 
The coded system for deep-space communication consists of a spaceborne source, a gaussian 
additive noise channel, and a ground receiver unit. The spaceborne unit receives a random binary 
1 
signal from the spacecraft data handling subsystem and transforms it into bi-orthogonal code words. 
This code set is again modified by a code with self-synchronization properties. The resultant 
binary code set has both bi-orthogonal and self-synchronization properties and needs only a single 
communication channel. No additional channel bandwidth is required for the word synchronization 
information. 
Basically, the ground receiver unit consists of a digit conditioner, a storage unit, a set of cross- 
correlators, a maximum likelihood detector, and a word synchronizer. A block diagram of the sys- 
tem is shown in Figure 1. The digit conditioner input is the coded source digits, which have been 
perturbed by channel noise. The output is a stream of periodic pulses which are synchronous with 
the incoming source digits (hereafter referred to as digit clock) and an analog signal generated by 
integrating coded source digits and channel noise for a digit clock period. 
Correlating the received signal with stored replicas of the code set is accomplished by first 
storing the analog level from the digit conditioner for one word period. This stored information is 
then correlated with the stored code replicas; one correlator is used for each possible source code. 
For best detection of these codes, the time at which one received code ends and the succeeding code 
begins must be known accurately. Hereafter, this time is referred to as code synchronization time 
or code synchronization. A bi-orthogonal code set has the property that if any code word is corre- 
lated with all words belonging to the set, then the code word will correlate with itself and with its 
complement code to E volts and minus E volts respectively and all other correlation values will be 
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Figure 1 -Source and receiver block diagram. 
zero. When gaussian noise perturbs a transmitted code and this noisy signal is cross-correlated 
with all members of the code set, then each correlator’s output will be normally distributed about 
the noise-free correlation values once synchronization is obtained. The maximum likelihood de- 
tector selects the correlator with the maximum correlation level, thereby providing the optimum 
decision (Reference 2). This decision is made for each word-period at word synchronization time. 
The detected digital information is now ready for the data processing equipment. 
Word synchronization is obtained by utilizing the self-synchronization property of the source 
code-set and the derived digit clock. The digit clock is used to generate word pulses. Coherence 
between these derived word pulses and the code synchronization time is obtained by using the self- 
synchronization property of the code set. In the out-of-phase position, the maximum correlation 
level at the correlator outputs, in the absence of noise, can vary from a maximum of E volts to a 
minimum of minus E volts. It has been found in this class of codes that the code set with the lowest 
average correlation in the out-of-phase positions will have the best synchronization property. This 
stems from the fact that coherence is achieved by synchronizing on the maximum correlation value 
per word period, which should occur at word synchronization time. One method of judging the self- 
synchronization property of a code set is to note the maximum correlation level in the out-of-phase 
positions and the number of digit disagreements that had to occur to give that level. This number 
of disagreements is called the index of COX???UZ freedom for the code set. The set with the highest 
index of comma freedom has the best self-synchronization property. 
A word error detector has been incorporated to provide a quantitative measure of the overall 
system performance. Word errors are detected by comparing a lmown source signal before coding 
(generated with a simulator) with the detected signal at the output of the maximum likelihood 
detector. 
DESIGN THEORY 
The coder receives a binary signal from the spacecraft data handling subsystem and transforms 
it into bi-orthogonal code words. Each generated code word contains the same number of digits. 
The usual code set generated is referred to as the first-order Reed-Muller codes (Reference 3). 
One method of constructing the Reed-Muller code words is by means of the Kronecker product 
construction of Hadamard orthogonal matrices of order 2: 
0 0 [ 1 0 1' 
This set of two orthogonal code words enables the communication of one bit of information. To 
increase the number of information bits that can be communicated through the channel, more code 
words are required. An orthogonal matrix of higher order 2” is obtained by forming the u-fold 
Kronecker product of the Hadamard orthogonal matrix of order 2. This matrix of order 2” enables 
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0 0 O/O 0 
2 0 110 1 
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0101/O 
0011~0 
011 010 
111110 
10 1010 
1 10 0.10 
100110 _--_--,- 
0000~1 
0101 I1 
OOll(1 
0110[1 
11 1 Ill 
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1100~1 
1001 I ' 
101 0 101 
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1 1 0 0 110 
000 1 111 
1 01 I 0 10 
011 1 10 0 
I 10 1 0 0 1 ------------- 
l 11 I 111 
010 1 01 0 
100 I 10 0 
001 I 0 0 1 
I I I 0 0 0 0 
0 10 0 I 0 I 
1 0 0 0 011 
0 01 0 110 
NOTE: ONLY ONE-HALF OF THE BI-ORTHOGONAL 
CODE SET IS RECORDED; THE OTHER CODES ARE 
FORMED BY COMPLEMENTING EACH OF THE ABOVE 
CODES. 
Figure 2-Reed-Muller code set. 
the communication of n bits of information. A 
16-order matrix defines the Reed-Muller code 
set that was used (Figure 2). 
The property of orthogonality is such 
that when phase-coherence exists between the 
transmitted code words xi and the locally gen- 
erated codes x j, the correlation between them 
will be 
1 ‘” % 
cij = y 
CL 
xi x. J = 0 for i # j, 
i= 1 j=l 
and 
= 1 for i = j, 
where w is the number of digits per code word. Furthermore, w is also the order of the Hadamard 
matrix used to define the code set. 
A bi-orthogonal code set can be generated from the orthogonal code set by including the com- 
plement of the orthogonal set, The foregoing second-order Hadamard orthogonal matrix can be ex- 
panded into the following bi-orthogonal set: 
0 0 
0 1 
I I 
------ . 
1 1 
1 0 
A bi-orthogonal code set enables the communication of one bit of information more than the ortho- 
gonal set without increasing the quantity of digits per code word. The required channel bandwidth 
decreases by (n - 1) /n if the information is bi-orthogonally coded. The correlation property of the 
bi-orthogonal code set is the same as that of the orthogonal code set except when the complement 
code is correlated; the correlation with the complement code is -1. 
For a bi-orthogonal code set, the number of digits per word needed to convey n information bits 
can be determined from the expression 
w : p-1 
When comparing bi-orthogonal coding to standard PCM, the channel bandwidth increases by 2”-l/n. 
However, for deep-space communications, the information rates are normally low, and the required 
channel bandwidth is usually available. 
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Word Synchronization 
The previous analysis assumes word synchronization, which in most analyses is taken for 
granted. Sometimes it is transmitted on a parallel channel and consequently subtracts from the 
available signal power. The following paragraphs describe an analysis of word synchronization as 
obtained by selecting a proper code set. 
Word synchronization information is added to the code set by performing a modulo-two addi- 
tion of a modifying code and the Reed-Muller bi-orthogonal code set. The resultant code set also 
has the bi-orthogonal property. (This follows from matrix theory.) Other code sets can be gen- 
erated by 
1. Interchanging rows, 
2. Interchanging columns, and 
3. Changing the sign of every element in a column. 
None of these operations disturbs the bi-orthogonal property. 
A search was made for a modifying code that generated a code set with maximum comma- 
freedom index. For a sixteenth-order bi-orthogonal code set, the maximum index of comma free- 
dom attainable is two. This was determined by a computer programmed to search all bi-orthogonal 
code sets of order 16 for the maximum index of comma freedom. The procedure used was to first 
modify the sixteenth-order Reed-Muller code set by changing the sign of every element in a column 
or columns with a modifying code that contained 16 digits. In order that all bi-orthogonal code sets 
would be tested, the computer register that generated the modifying code was programmed to start 
from zero and step in increments of one up to 2 lG. For every generated code set, each code word 
was correlated with the other code words of the set in each of the out-of-phase positions. Every 
combination of code words was considered. If the highest correlation level for the code set in the 
out-of-phase position differed from the maximum correlation level of 16 by two or more, the modi- 
fying code and the comma-freedom index were printed. There were 7296 codes having an index of 
comma freedom of two, but none were higher than this. A modifying code developed by Stiffler (Ref- 
erence 4) is included in this set of codes. Stiffler’s comma-freedom-of-two modifying code is: 
0111 0101 0110 0100 
A code set generated with this modifying code is shown in Figure 3. The modifying code used in 
the Digilock system has a comma-freedom of zero. 
Another program was written to determine the maximum correlation level at each phase posi- 
tion for all code word combinations of both the Stiffler and the Digilock code sets. Figure 4 shows 
the results. Note that the Digilock code set has a maximum correlation of 1.0 in out-of-phase po- 
sition 8. This property would make the code set undesirable for acquiring word synchronization, 
because an ambiguous-phase state exists. However, no ambiguity exists in the code set generated 
using Stiffler’s modifying code. Maximum correlation occurs only at the correct word phase time. 
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CODE CODE 
NUMBER 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
0 1000101010~011011 
2 1101111111001110 
4 1011100110101000 
6 1110110011111101 
8 1000010110010100 
10 1101000011000001 
12 1011011010100111 
14 1110001111110010 
16 1000101001100100 
18 1101111100110001 
20 1011100101010111 
22 . 1110110000000010 
24 1000010101101011 
26 1101000000111110 
28 1011011001011000 
30 1110001100001101 
NOTE: ONLY ONE-HALF OF THE El-ORTHOGONAL 
CODE SET IS RECORDED; THE OTHER CODES ARE 
FORMED BY COMPLEMENTING EACH OF THE ABOVE 
CODES. 
Figure 3-Stiffler code set. 
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Figure 4-Maximum correlation level at each phase 
position for stiffler and digilock code sets. 
The foregoing analysis assumed a noiseless communication channel. The following statistics 
show that correct phase can also be detected when gaussian noise is added to the communication 
channel. In developing the statistics, a signal-to-noise ratio of a 4 db at the output of the communi- 
cations channel is used. This figure is the result of a worst-case calculation in a deep-space probe 
study using a bi-orthogonally coded system (Reference 1, pp. 3-3 to 3-5). Signal-to-noise ratio is 
defined as ST/N,, where S is the signal power; T the information bit period; and N, the noise spectral 
density. 
The procedure used to determine word synchronization statistics of a code set transmitted 
through a gaussian noise channel consists of three steps: 
1. A computer was programmed to generate a bi-orthogonal code set by using the Stiffler 
modifying code. 
2. The computer was programmed to generate all 32 3 combinations of code word pairs. 
For each code combination and phase position, the probability that a given number of agree- 
ments of 16 will occur was determined. The probability of having k equal 16 agreements occurring 
at a given phase position 6 is referred to as pk (v,) . Results of the computer computations are 
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recorded in Table 1. The correlation depends on the number of digit agreements per word (k) and 
the channel noise. With no channel noise, this level is referred to as the noise-free correlation 
level (L). This level L can be determined by taking the difference between the maximum and the 
actual number of digit agreements per word (16 -uk), and subtracting from this the mean agree- 
ment level (8). This quantity is then normalized by dividing the foregoing with the mean agreement 
level, so that the maximum correlation is one. In order that the derived equation will be consistent 
with the implemented system, the foregoing quantity is multiplied by E which is the maximum 
noise-free correlation voltage. The resultant equation is 
3. After determining the noise-free statistics, the remaining problem is to include the effect 
of noise with the correlation voltage. With noise added, the probability that the correlation 
voltage will exceed a given threshold level T,, is defined as pk (v?) . Thus, 
pk (v2) 1 1 - -& 
I 
i” &v-Q2 2’-? & . 
m 
Table 1 
Probability that a given number of 
correlation will occur (Stiffler). 
Phase 
Position 
F 
1 
2 
3 
4 
5 
G 
7 
8 
9 
10 
11 
12 
13 
14 
15 
T 
L 
lG/lG L5/1G 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
14/N 
- 
- 
9.76 x 10-4 
3.91 x 10-J 
4.88 x 10-4 
9.76 x 10-4 
- 
9.7G x 1o-4 
- 
4.88 x 10-4 
3.91x 10-s 
9.7G x 1O-4 
- 
- 
13/x 
- 
7.81 x 10-s 
5.85 x 1O-3 
- 
7.81 x 10-3 
7.81 x 10-3 
7.81x 1O-3 
- 
7.31 x 10-3 
7.81 x 10-3 
7.81 x 1O-3 
- 
5.85 x 10-A 
7.81 x 10-3 
- 
Correlation Level 1 
12/1G 
1.5G x 10-2 
3.13 x 10-z 
2.54 x 10-z 
5.47 x 10-z 
2.83 x lo-' 
3.13 x 10-2 
2.92 x 10-Z 
6.25 x lo-? 
2.92 x 10-Z 
3.13 x lo-' 
2.83 x lo-' 
5.47 x 10-2 
2.54 x lo-' 
3.13 x lo-? 
1.56 x 1O-2 
ll/lG 
9.34 x 10-2 
7‘00 x 10-Z 
7.38 x 1O-2 
- 
7.04 x 10-z 
7.00 x 1o-2 
7.00 x.10-' 
- 
7.00 x 10-z 
7.00 x 10-z 
7.04 x 10-2 
- 
7.55 x 10-z 
7.00 x 10-z 
9.34 x 10-2 
lO/lG 
1.88 s 10-l 
1.25 x 10-l 
1.40 s 10-i 
2.46 x 10-l 
1.32 x 10-l 
1.25 x 10-1 
1.24 x 10-l 
2.49 x 10-l 
1.24 x 10-l 
1.25 x 10-l 
1.32 s 10-l 
2.4G x 10-l 
1.40 x lo-' 
1.25 s 10-l 
1.88 x 10-1 
9/1G B/16 
1.56 x 10-l 4.7 s lo-? 
1.72 s 10-l 9.4 x lo-' 
l.GS x 10-l 8.40 x lo- 
- 1.95 x lo- 
1.72 x 10-l 8.9 x lo-? 
1.72 x 10-l 9.4 x lo-' 
1.72 x 10-l 9.6 x LO-' 
- 1.88 x lo- 
1.72 x 10-l 9.6 x lo-? 
1.72 x 10-l 9.4 x lo-' 
1.72 x 10-l 8.9 x lo-? 
- 1.95 x lo- 
1.68 x 10-l 8.40 x lo- 
1.72 x 10-l 9.4 x lo-' 
1.56 x 10-l 4.7 x lo-? 
. . 
The standard deviation of the noise at the correlator output is calculated, assuming a worst-case 
signal-to-noise ratio of 4 db: 
ST No 4 cll, . 
iv0 q ST 2.51 
There are five information bits per word, allowing 32 code words. Thus the correlation period is 
T,, = ST. The noise variance as a function of iv, and T,., is given by -2 Z No/T,, . By substitution, the 
standard noise deviation is _ = 0.283 E, where E is the rms signal level. 
A transformation of variable t = (V - L), z is used to transform this curve into the standard 
normal curve which follows 
lo-XL 
0 
J 1 11 11 11 1 I I I I I I 
2 4 6 8 10 12 14 
PHASE POSITION, 6 
where s (T,, - L) .T. Solutions of the integral for 
various values of s are taken from Reference 5. 
From the foregoing statistics, pk (v) is calcu- 
lated from 
which is the probability that a given threshold is 
exceeded for a given noise-free correlation level. 
The probability that a given threshold is exceeded 
in a given phase-position is then determined by 
summing pI, (v) for all possible noise-free cor- 
relation levels. Thus, 
16 
Px (v) = 
c 
PI,(V) 
k?O 
Figure 5 shows theoretical statistics of pc (v) 
at each phase position, for a code set generated 
using the Stiffler modifying code. The calculation 
assumed a threshold level of 3/4 E, random data 
words, and an SNR of 4 db. 
As a means of comparing the synchronization 
ability of code sets, a confidence factor (c. F. ) 
Figure 5 -Probability of exceeding threshold at each equation was developed by taking a ratio of the 
phose position for Stiffler code set (SNR = 4 db). maximum probability that a correlation will exceed 
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threshold in the out-of-phase positions [ max. pg (v)] to the probability that the correlation will ex- 
ceed threshold at word synchronization time [p, (v) ] . This equation is 
max. pF (~1 
C.F. = 1 - 
PO (\I) 
. for : 5 0 
When comparing code sets, the statistics should be obtained using the same SNR and threshold level. 
For the foregoing calculations, thestiffler modified code set has a confidence factor of 0.9875. A later 
table will show experimental confidence factors for the Reed-Muller, Digilock, and Stiffler code sets. 
Detectim by Comelatiou 
Theoretical analysis was made to determine the probability of word error for a system that 
will demodulate a set of 2n bi-orthogonal code words with (1 information bits. This derivation as- 
sumed perfect word synchronization and sampling of the correlator outputs every nT seconds at 
correct phase time (i.e., b equal to zero). The decision selects the correlator with the greatest 
positive voltage at the correct phase time. The correct word will be selected if the positive out- 
puts of all other correlators are less than that of the transmitted code correlator. Assume that a 
transmitted word produced a mean voltage of +E at synchronization time on the correct correlator. 
The probability that the correct code will be selected is 
where P(X) is the output density function of the correct correlator, and 
P(Yj “) = Jx P(Y,) dy, 
-X 
is the probability that the output of the j th incorrect correlator will be less than the correct cor- 
relator output. 
Assuming gaussian densities, 
PC (11) = 
making a transformation of variable 
X-E ” z - Y 
7 and z = ;- 
and recalling that 
9 
the probability of word error is 
p,,, (“> = 1 - PC (II) , 
Plotted results for a system that has n equal 
to five is shown in Figure 6. These results 
and the derivation of the foregoing equation can 
be found in Reference 6. 
DETAILED SYSTEM DESCRIPTION 
Basically, the system is comprised of a 
signal simulator, code detector, test equipment, 
and power supplies. With the exception of test 
equipment, all active components are solid- 
state devices. Microcircuit modules are used 
to perform most of the digital logic. The use of 
solid-state devices enables the entire system to 
be housed in a single equipment rack (Figure ‘7). 
When the communication source is a space- 
craft, the decoder input is a bi-orthogonally 
coded signalwith a self-synchronizing property. 
Data rates can be 10, 100, 1000, and 10,000 
digits per second. The lowest two rates are 
usually used when communicating from deep 
space; the lOOO-dps rate is used for near-earth 
communication, and the highest rate is used to 
check the spacecraft before launch. The sys- 
tem’s output is decoded binary data, plus timing 
needed by the data processing equipment. 
I 
0 2 4 6 8 
SIGNAL-TO-NOISE RATIO, ST N. ldb) 
Figure 6-Probability of word error for a 
bi -orthogonal code of order 16. 
The spacecraft subsystem blocks the information into 5-bit words before coding. As more 
bits per word are used the system’s complexity increases rapidly. For an n-bit, bi-orthogonally 
coded system, the detector needs at least 2’“-‘) correlators. Hence, system complexity in- 
creases directly with system accuracy, while system performance increases exponentially. A 
5-bit system appears to offer a good compromise between additional complexity and improved 
performance. 
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Signal Simulator 
As an aid in troubleshooting and calibra-
ting the detector, a signal simulator is in-
cluded in the system. This simulator can 
generate any bi-orthogonal code set of order 
16. A word comparator circuit is also in-
cluded to detect words that are in error. From 
this, a quantitative measure of detector per-
formance is obtained. The simulator subsys-
tem is made up of five functional blocks-the 
time generator, Reed-Muller code generator, 
modifying code generator, a binary data gen-
erator, and word comparator (Figure 8). 
The time generator supplies digit clock, 
word clock, and other timing pulses needed by 
other circuits in the simulator. These internal 
timing pulses are generated from circuits that 
gate the output of a square-wave oscillator. 
Information bits to be coded also can be 
generated internally and can be combined into 
three data formats. One format is a predeter-
mined, repetitive pattern. Another data format 
is a random pattern. In the random format, 
each bit state is determined by sampling a noise 
voltage generated with a diode. If the noise 
voltage is positive at sample time, the gener-
ated bit state is a logical 1. If the noise volt-
age is negative at sample time, the generated 
bit state is a logical O. The third data format 
is termed "cycle mode." In this mode, the bi -
nary information is obtained from a register 
which is stepped in sequence; in this manner, 
the simulator is cycled through all possible 
code formats. The cycle mode was imple -
mented to generate dynamiC and predictable 
data. 
COUNTER--------i "' - • :~:::ATOR-------1 :, ::,q:·i::,:. 
SYSTEM CONTROL •• , 
... 
<= = 
DIGIT CONDITIONER----i 
A D - D A STORAGE------i 
C ORR ELA TOR -----------1 
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~ .. -
.. 
. ,
'. 
• f 
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, , 00000 
00000 l-
• 
• • 
0 10 
. . . 
I=m I=w 
• 
, 
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Fi gure 7 -Photograph of the 
bi -orthogonal code detector. 
... 
Q, 
.. 
.. 
The spaceborne portion of the system is similar in logic design to the Digilock system. These 
systems differ only in the modifying code that produces the self-synchronization property. Logic and 
timing diagrams pertaining to the code generator are shown in Figures 9 and 10. All components used 
in the construction of the generator are low-power microcircuits; the majority of them are simple 
flip-flops and gating circuits. Estimated power consumption for the code generator is 80 milliwatts. 
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MODULO - CODED DATA 
TWO b 
ADDITION TO CHANNEL 
MODIFYING REED - MULLER 
CODE BI -ORTHOGONAL - 
GENERATOR CODE GENERATOR 
t A 
I . 
WORD 
ERRORS 
- DELAY c COMPARATOR k 
r BINARY DATA GENERATOR I 
INPUT 
DETECTED 
DATA 
Figure 8-Simulator block diagram. 
Figure 9-Logic diagram of code generator. 
” 
As is shown in Figure 9, a 16-order Reed- 
Muller bi-orthogonal code set is selected for Figure lo--Timing diagram of code generator. 
transmission by the state of the five information bits in the storage register at the end of each word 
period. The timing sequence used to gate data from the register to the module-two adders is gov- 
erned by a series of scalers. The Reed-Muller code is the output of the fourth modulo-two adder. 
A modulo-two addition of this code and a Stiffler modifying code generate the bi-orthogonal code with 
the self-synchronizing property. The latter code is transmitted through the communication channel. 
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A diode matrix is used to generate the modifying code. The unit is designed to generate any 
16-digit modifying code. The desired code is programmed with switches, which control the logic 
level into the diode matrix. When the switches are all in the 1 state (i.e. the modifying code is all 
l’s), the Reed-Muller code is transmitted. 
A comparator circuit determines whether the detected data word is in error. This is done by 
comparing, bit-by-bit, the detected data word with the delayed data word from the simulator. If an 
error is detected in any bit position of the word, a single pulse is sent to an event counter, which 
accumulates the total word error for a,given time interval. Since the data rate and total number of 
word errors per time interval are known, the probability of word error is the ratio of total word 
errors to the total words transmitted. 
An unavoidable system time delay occurs between the transmission of a data word and detec- 
tion of that same data word. Most of the system delay occurs in the correlator, where the delay is 
one word period. Another discrete delay occurs in the digit conditioner. Here the delay is one 
digit period, which results from the data integrator. A variable delay occurs in the communication 
channel filter. This delay is bounded between zero time delay for wide-band filtering, and one- 
half of a digit period delay for narrowband filtering. (This assumes, of course, that the channel 
filter passes at least the fundamental frequency of the digit.) The discrete delays are easily com- 
pensated for with shift registers gated with the proper pulses. The variable delay is compensated 
for by generating a strobe pulse with one-eighth digit resolution and gating the data through a shift 
register with this strobe. With the combined use of these delays, the reference data can be delayed 
until they can be compared in time with the detected data. 
Digit Codi tione?r 
The digit conditioner is the first unit to process the signal as it is received from the communi- 
cations channel. This unit performs two major functions: it provides the digit clock, which is co- 
herent with the incoming signal for use in the word synchronizer circuitry; and it integrates the 
received signal for later use in the correlator circuitry. The digit conditioner operates at the same 
four rates as the simulator. A phase-lock loop (PLL) is used to generate the digit clock. The 
available loop bandwidths-1.5, 3.0, and 6.0 percent of the operating digit rate-are termed narrow, 
normal, and wide. Figure 11 shows the measured phasing capability of a PLL of a unit currently 
in operation at NASA STADAN tracking stations. The unit loop bandwidth is 1.5 percent. This 
curve indicates that digit synchronization is provided at signal levels calculated for the worst-case 
conditions (i.e., a 4-db SNR). 
The integration process performed on the received signal is straightforward. The type of cir- 
cuitry used to perform the integration is referred to as integrate and dump (I & D) filtering. In- 
tegrate and dump filters are matched filters for unfiltered binary signals (Reference ‘7, pp. 235- 
237). In the operation of an I & D filter, a digit clock is used to reset an integrator to a O-volt 
initial condition at the start of each received digit. A sample and hold (S & H) circuit follows the 
integration process. The circuit uses the digit clock to sample the integrator output voltage at the 
end of each integration period. This voltage is then stored for one-half of a digit period, thus 
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Figure 1 l-Phasing capability of phase-lock loop. 
allowing time for the storage unit to operate 
on the signal level. So that no signal energy 
is lost in processing, two I & D filters are 
switched alternately. While one I & D filter 
integrates the received signal, the other is 
sampled and reset to 0 volts. Logic and tim- 
ing diagrams are shown in Figures 12 and 13. 
The logic diagram indicates an output that is 
sent to a transition detector. In the following 
paragraph it will be shown that this signal aids 
the PLL in acquiring digit synchronization. 
Basically, the PLL is a Costas-type loop 
with I & D filters used in the detectors. This 
technique differs from the most PPL’s in that 
data transmissions are detected by a linear 
process of integration rather than by a nonlinear 
process of clipping and differentiation. There 
are two I & D filters. One filter operates with 
the in-phase clock (hereafter referred to as the 
in-phase integrator); the other filter operates with the complement clock. This filter is referred to 
as the out-of-phase integrator. The in-phase integrator output drives the transition detector. This 
detector first determines whether the integration level at the end of a digit period is positive or 
negative with respect to ground, and detects the digit as a 1 or a 0 (if the level is positive, the inte- 
grated digit is a 1; if it is negative, the integrated digit is a 0). The signal is now in digital form and 
a decision as to whether a transition has occurred can be made with standard logic. When a transition 
occurs, control information is gated into a voltage-controlled oscillator (VCO). This control volt- 
age (e) results from the out-of-phase integration across a data transition. When no phase error 
exists between the input signal edge and the generated clock, the resultant voltage level from the 
Figure 12-Logic diagram of digit conditioner data processing. 
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out-of-phase integrator at the end of the 
integration period is 0 volts. When a 
phase error exists, there is a control 
voltage at the end of the integration period. 
The transition detector gates this error 
voltage to control the VCO. Figure 14 
shows the linear relationship between the 
control voltage (e) and the degree of phase 
offset angle (a). The output signal from 
the VCO drives a flip-flop divider chain 
from which the clock pulses are derived. 
The operating rate of the PLL is changed 
by switching flip-flops either in or out 
CLOCK (A) 
I Ei D (A) 0 
Figure 14-Relationship between control voltage and 
phase offset in the phase-lock loop (SNR = ‘u). 
,“ZK 7 
ANALOG SIGNAL 
TO STORAGE 0 n n l-l i-l 
l-l l-l 
Figure 13-Timing diagram of 
digit conditioner data processing. 
of the divider chain. A block diagram and a 
timing diagram are shown in Figures 15 and 16, 
respectively. 
The loop bandwidth can be determined by 
knowing the characteristic of the loop filter and 
the tracking bandwidth. A schematic diagram of 
the filter is shown in Figure 17. The filter has 
a pole at T, and a zero at c/T*; this is determined 
from the filter transfer function 
1 + st’T, 
F, (s) = K, m ’ 
1 
where 
Figure E-Logic diagram of phase-lock loop. 
RI +R2 
K = R’ 0 
R, [. : --__ , 
RI +R, and T, = R, C, 
The VCO transfer function 
F, (s) = 2 
shows that another pole exists at s = 0. If the foregoing transfer functions and the tracking band- 
width are known, a Bode plot can be constructed, which represents the open-loop frequency re- 
sponse of the PLL. From this plot and a Nichols chart, the closed-loop response can be determined. 
Figure 18 shows both the open- and closed-loop response for normal bandwidth mode. Note that only 
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Figure 16-Timing diagram of phase-lock loop. 
one-half of the bandwidth is shown, and that the noise bandwidth is measured at the half-power point. 
Each of the other bandwidths is implemented by maintaining P and K 1 constant, and changing T, by 
varying R,. By changing R, the other two resistors R, and R, must be varied to keep B and K con- 
stant. When the digit rate is changed, C 1 is varied in order that the loop bandwidth will maintain a 
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Figure 17-Phose-lock-loop filter. 
constant percentage of the operating rate. The 
change in capacitor value is directly propor- 
tional to the change in operating rate. 
Storage 
The storage unit retains the integratedvalue 
of all received digits until correlation can be 
made between them and the stored replicas of 
the codes. Each correlation is performed over 
one 16-bit word period, thereby requiring the 
storage unit to store 16 digits. It would not be 
feasible to provide this amount of analog storage 
for the system’s four operating rates, especially 
for 10 dps. For this reason the storage is done 
digitally, followed by reconversion to an analog 
signal. 
(a) AMPLITUDE RESPONSE 
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Figure 18-Open- and closed-loop Bode plot 
of phase-lock loop. 
The first operation performed on the analog signal from the digit conditioner is conversion to 
a digital signal. The analog-to-digital conversion uses a successive approximation technique to 
derive the binary code. Digit clock from the digit conditioner is used as a command to start the 
conversion. Conversion takes less than 20 microseconds for a digitization to 32 levels. This is 
sufficient to prevent degradation of the detection efficiency. This conclusion is based on experi- 
mental data in which the probability of word error was measured as a function of the digitizing ac- 
curacy for various SNR’s. During the test, digit and word pulses needed for the detectors were 
wired from the simulator so that word errors can not be attributed to synchronization. Figure 19 
shows the plotted results for various SNR’s. 
After the analog-to-digital conversion, each digital signal is shifted in parallel into a five-stage 
storage register. When the next digit clock pulse occurs, this signal is shifted to another set of 
five storage registers, and the newest signal is shifted into the first register. Note that the infor- 
mation pertaining to a digit is contained within each set of five registers. In all, there are 16 sets 
17 
of five registers, one set of five registers for 
each digit of a code word. These 80 registers 
provide sufficient data storage since the stor- 
age time is slaved to the digit clock. 
Each set of five registers is then com- 
bined with 16 digital-to-analog converters to 
provide 16 analog stored signals. The signals 
are then inverted by analog amplifiers oper- 
ating at unity gain, making a total of 16 analog 
signals and their complements available for 
the correlation process which follows. 
Covrelatov 
The correlator consists of a decoding 
matrix, 32 correlators, and a maximum like- 
lihood detector. Inputs to the unit are delayed 
signals from the storage unit and digit clock 
from the digit conditioner. 
The decoding matrix forms the stored 
replicas of the transmitted code set in such a 
way that all bi-orthogonal code sets which can 
be generated from the Reed-Muller code set 
can be decoded. Input signaIs to the matrix 
from the storage unit aredelayed in order that 
each digit of a code word will be present dur- 
ing the same time interval. This time interval 
lasts for one digit period within which all 32 
code replicas are correlated with the delayed 
signal. The output signals from the matrix are 
then summed with resistors at the input to op- 
erational amplifiers. There are 32 operational 
amplifiers, each with 16 summation resistors 
which are used to provide the correlation 
I I I I I I I 
CLOCK HARDWIRED, BASIC 
REED - MULLER CODE SNI 
IO-“1 I I I I I I I 
876543210 
DIGITIZATION ACCURACY IN BITS 
Figure 19-Probability of word error vs digitization 
accuracy of A-to-D, D-to-A converter. 
vaIue of all stored code words with the incoming word. The correlator with the greatest positive 
current into the summation node (hence, highest correlation value) at word synchronization time is 
chosen as the most likely code transmitted. The chosen code is the detected signal which is the 
system output to the data processing equipment. 
As an aid in explaining the correlation circuitry, the system will be scaled to detect a second- 
order bi-orthogonal code. Scaling will only affect the number of summation resistors needed per 
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correlator and the total number of correlators needed to detect the code set. This code set is 
shown below. A decoding circuit that could detect this code is shown in Figure 20. 
Code 
Code number Bl B2 
0 0 0 
1 0 1 
2 1 1 
3 1 0 
For the purpose of analysis, assume that code zero is transmitted. In this case, correlator 
zero will have the highest correlation value at its summation junction N,,, and this correlator out- 
put voltage will be the most negative. This negative voltage will forward-bias diode D, and back- 
bias diodes D1, D,, and D,. In addition, this negative voltage will be fed back through operational 
amplifiers 4 and 5 to the correlator feedback resistors Ro, R 1, R,, and R,. The correlator zero 
feedback loop will be closed since the resistance of diode D, will be small. Hence, the gain of this 
correlator will be unity. Similarly, the gain of the other correlators will be maximum since the 
diodes in their feedback path are back-biased. Consequently, correlator zero, which has the highest 
DELAYED DATA 
FROM STORAGE UNIT 
B, BI MAXIMUM CORRELATION 
I I I LEVEL 
L 
Dl GlTAL 
OUTPUTS 
Figure 20-Scaled correlator circuit diagram. 
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correlation level at its summation junction, will be the controlling correlator. Its output voltage 
will be negative, and the other correlators will be at a maximum positive voltage. Adding another 
feedback diode and biasing resistors to the amplifiers will clamp the output voltages to any desired 
logic level. These networks are not shown in Figure 20 since they would unnecessarily complicate 
the drawing. Each correlator output signal can be converted to a digital signal by adding an isola- 
tion resistor (Rs through Rs) and a diode to ground. These digital outputs are labeled w,, w 1, w,, 
and W, in the circuit diagram. 
The maximum likelihood detector samples the four correlator output digital signals at word 
synchronization time and determines which code has been transmitted. This determination is made 
digitally with gates that are strobed with word rate pulses. 
The inputs to the word synchronizer are digit clock pulses and the maximum correlation level; 
the output is a synchronous word rate pulse which is used as a strobe in the maximum likelihood 
detector. The maximum correlation level from the correlators is compared to a threshold level. 
If the maximum correlation output exceeds this threshold voltage, the detector generates a pulse 
the duration of which is a function of the time in which the correlation exceeds the threshold volt- 
age. These pulses are called correlation-greater-than-threshold pulses (C > T, ) . 
Several types of word synchronizing circuits were considered. The one chosen was selected 
on the basis of a compromise between acquisition and holding characteristics and minimum circuit 
complexity. A functional block diagram of the word synchronizer is shown in Figure 21. As indi- 
cated, digit clock is divided to word rate with 
a four-stage divider. These word rate pulses 
DIGIT CLOCK control the correlation-greater-than-threshold 
RESET pulses into an in-phase and out-of-phase aver- 
IN PHASE AVERAGE9 
r----------y aging circuit, which is used to determine word 
synchronization time. These two averaging cir- 
cuits are binary scalers of length N. For the 
unit employed, the value of the scale factor 
N was four. The chosen scale factor depends 
on the system word synchronization philosophy. 
For instance, if a higher confidence in word 
Figure 21 -Word synchronization circuitry. synchronization is desired, the value of N should 
be increased. However, a penalty occurs be- 
cause acquisition time also will be increased. By decreasing N, there will be a lower confidence 
in word synchronization, but acquisition time will decrease. The value of N then depends on where 
the code detector is positioned (i.e., in a field installation, or at a data proc,essing facility). Also 
included as part of the out-of-phase averager is a weighting function of 15. This scale factor is 
needed since there are 15 out-of-phase positions for each in-phase position. 
Initially, a phase position is chosen at the first c > T, pulse to be the correct phase. This phase 
position is tested by comparing the average number of C > T, pulses occurring in this phase position 
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with the average pulses that occur in all the other phase 
positions. If the in-phase scaler is filled before the out- 
of-phase scaler, the correct clock phase has been chosen 
and word synchronization can be assumed. However, if 
the other scaler wins, all the dividers are reset, and a 
new phase position must be chosen. This hunting con- 
tinues until the unit acquires the correct clock phase. 
When this occurs, the in-phase scalers always win, pro- 
vided that the system isn’t perturbed by noise. When 
noise causes false correlations greater than threshold 
to occur, the unit operates in. the same manner 
except that it occasionally loses synchronization. 
Theoretical and experimental statistics can verify 
this, when one considers various threshold levels 
and the probability of exceeding a given threshold for 
the Stiffler code set and at a SNR of 4 db. These statis- 
tics were obtained for both the in-phase and out-of- 
phase positions. The out-of-phase statistics were sum- 
med and the resultant was divided by the weighting 
function 15. A plot of these statistics shown in Fig- 
ure 22 indicates close agreement between the experi- 
mental and theoretical statistics. Figure 22 also shows 
that the ratio of out-of-phase to in-phase statistics is 
insensitive to small variations of the threshold level. 
EXPERIMENTAL RESULTS 
Experimental tests were conducted with the system 
described to verify the self-synchronizing capability of 
I 
I\x 
I 
IN PHASE 
‘x 
0.25 0.50 0.75 1 .oo 
THRESHOLD XE (volts) 
Figure 22 -Word synchronization statistics for 
several threshold levels (SNR = 4 db). 
a code which has a comma-freedom-of-two property, and to verify that the overall probability of 
word error approaches the system’s theoretical limit. These tests were performed in the labora- 
tory with the communications channel simulated by a white gaussian noise source. A low-pass 
filter with a bandwidth to match the bandwidth available at the NASA STADAN tracking stations was 
used to simulate the IF filtering of an RF receiver. The SNR at the system input was defined as 
ST/N,, , where s is the rms signal power, T is the information bit period, and N, is the rms noise 
power per cycle. 
Word synchronization statistics were obtained by correlating a delayed strobe pulse with a 
pulse that was developed when the maximum correlation exceeded threshold. From this correla- 
tion, the probability that the maximum correlation level will exceed a given threshold and at a given 
phase position was obtained. Statistics for each phase positions were also obtained by varying the 
strobe pulse delay. The first test in the configuration shown in Figure 23 was performed with the 
21 
MEASURED 
CODE DIGIT 
GENERATOR CONDITIONER 
DATA 
1 
NOISE STORAGE 
RANDOM - GENERATOR 
DATA 
+ 
WORD 32 
MAXIMUM 
STROBE CORRELATORS 
- LIKELIHOOD 
DETECTOR 
VARIABLE 
DELAY MAXIMUM 
OUT TO 
I 
CORRELATION 
EVENT LEVEL 
COUNTER 
C >T,, ‘I 
COMPARATOR 
t 
THRESHOLD 
LEVEL 
Figure 23-Word synchronization test configuration. 
Stiffler code set, random data, a SNR of 4-db, and a threshold level of 0.75 E. This threshold level 
was calculated from 
(16-k)l 
8JE ( 
Statistics for the Reed-Muller and Digilock 
code sets were obtained with the same test con- 
figuration and conditions as the previous two 
tests. From the statistical results, which are 
plotted in Figure 25, a confidence factor was 
obtained and is shown in Table 2. The Stiffler 
experimental statistics are also replotted in 
Figure 25. 
where k is the number of digit agreements. With k equal to 14, L is equal to 0.75 E. This level was 
selected on the basis of the codes comma-freedom-of-two property. As can be observed from Fig- 
ure 24, experimental and theoretical statistics show agreement within experimental accuracy. 
Table 2 
Confidence Factor for Reed-Muller, Digilock 
and the Stiffler Code Set at an SNR of 4 db and a 
Threshold Level of 0.75 E. 
Statistics to determine the probability of word error were obtained by using the test configura- 
tion shown in Figure 26. Two tests were performed. One test was conducted with word synchroni- 
zation derived from the comma-freedom-of-two property of the code set; the other test used word 
clock from the simulator. These tests were performed with the Stiffler code set, random data, and 
a Threshold level of 0.75 E. As can be observed from Figure 2’7, there is little degradation by 
deriving word synchronization from the code set. The overall system probability of word error is 
within 1.0 db of the theoretical curve. 
22 
Figure 25-Word synchronization statistics for Reed- 
Muller, Digilock, and Stiffler code sets with T, = 0.75 E 
1 2 4 6 8 10 12 14 16 and a 4-db SNR. 
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Figure 24-Word synchronization statistics 
for a constant threshold of 0.75 E (SNR = 4 db). 
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Figure 26-Test configuration used to obtain probability of word error. 
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CONCLUSIONS 
The test results indicate that word syn- 
chronization can be acquired without utilizing 
a parallel channel by selecting a proper code 
set (i.e., Stiffler code set). With this proper 
code set, synchronization can be maintained 
below the worst-case SNR of 4 db, as shown in 
Figure 27. The code’s comma-freedom-of-two 
property enables word synchronization to be 
achieved with a circuit requiring only a few 
logic modules and does not require a com- 
puter. Using the word synchronization cir- 
cuitry, detection can be performed in real time. 
This is a requirement of data processing 
equipment that is maintained at NASA field 
installations. 
Measured probability of word error is 
within 1 db of theoretical predictions. This 
figure is approximately 3 db better in perform- 
ance than the standard pulse-code-modulated 
systems that are now used on spacecraft. 
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